, jtag test, boundary-scan, boundary-scan software, jtag boundary scan software, boundry scan test, flash test, flash programming, boundry-scan, ieee, non-jtag memory, flash memory test, ieee1149, ieee 1149.1, bsdl, bsdl files, bsdl syntax, bsdl syntax checker, bsdl verification, bsdl syntax verification, dll, dll, labview, netlist, netlist browser, pin wiggling, pin-level-diagnostics, virtual pins, diagnostics, jtag cables, programming cables, dft, design for testability, tap, tap integrity, test access port, svf, interconnect test, bus-conflict, bus wire, bus management, test, testing, user defined test, test development, board netlists, faults, fault-coverage, fault insertion, lattice, xilinx, altera, memory, memory test, extest, intest, bga, bga pin test.